Senior Hardware Engineer (FPGA/CPLD) at Celestica Gbs Malaysia Sdn. Bhd. - Undisclosed
Role Summary
Join Celestica Gbs Malaysia Sdn. Bhd. as a Senior Hardware Engineer, where you will play a crucial role in developing cutting-edge hardware solutions. This position offers the opportunity to work on innovative projects within a dynamic team.
Job Description
Celestica Gbs Malaysia Sdn. Bhd. is seeking a Senior Hardware Engineer specializing in FPGA and CPLD technologies. The successful candidate will be responsible for designing, developing, and testing hardware solutions that meet customer specifications. This role involves collaborating with cross-functional teams to ensure project milestones are met and maintaining high-quality standards throughout the engineering process.
The ideal candidate will have a strong background in electronics engineering and experience with hardware design tools. You will be expected to contribute to innovative solutions and improve existing designs while adhering to best practices in hardware engineering.
Job Requirements
Bachelor's degree in Electronics Engineering or related field
Proficient in FPGA and CPLD design
Experience with hardware design tools such as VHDL or Verilog
Strong problem-solving skills and attention to detail
Ability to work collaboratively in a team environment
Senior Hardware Engineer (FPGA/CPLD) - Frequently Asked Questions
What is the salary for a Senior Hardware Engineer (FPGA/CPLD) at Celestica Gbs Malaysia Sdn. Bhd. in Undisclosed?
Celestica Gbs Malaysia Sdn. Bhd. has not disclosed the salary for this role. Senior Hardware Engineer (FPGA/CPLD) positions in Undisclosed typically pay RM800–RM10,000 per month, based on the 171 comparable vacancies currently listed on SuperJobs.
Where is this Senior Hardware Engineer (FPGA/CPLD) job located?
This Senior Hardware Engineer (FPGA/CPLD) position is based in Undisclosed, Malaysia. This role is fully on-site.
What qualifications do I need for this Senior Hardware Engineer (FPGA/CPLD) role?
Celestica Gbs Malaysia Sdn. Bhd. is looking for Bachelor's degree in Electronics Engineering or related field; Proficient in FPGA and CPLD design; Experience with hardware design tools such as VHDL or Verilog.
How do I apply for this Senior Hardware Engineer (FPGA/CPLD) job at Celestica Gbs Malaysia Sdn. Bhd.?
Apply directly on SuperJobs — create a free profile, upload your CV once and submit. There is no agency fee and no charge to applicants. Applications close 2026-11-08.
Quick Info
Company
Celestica Gbs Malaysia Sdn. Bhd.
Location
Undisclosed
Salary
Undisclosed
Skills Required
7 skills
Click to submit your application
Required Skills
Senior Hardware Engineer (FPGA/CPLD) Salary at Celestica Gbs Malaysia Sdn. Bhd.
Celestica Gbs Malaysia Sdn. Bhd. has not disclosed the salary for this role. Senior Hardware Engineer (FPGA/CPLD) positions in Undisclosed typically pay RM800–RM10,000 per month, based on the 171 comparable vacancies currently listed on SuperJobs.
How to Apply for This Senior Hardware Engineer (FPGA/CPLD) Role
- Click Apply Now and sign in, or create a free SuperJobs profile. It takes about two minutes and there is no agency fee.
- Upload your CV once and answer any screening questions Celestica Gbs Malaysia Sdn. Bhd. asks. Your profile is reused for every application after this one.
- Submit, then track the application and any employer replies from your dashboard. Applications close 2026-11-08, so apply early.
Application Tips
- Ensure your resume highlights relevant skills and experience
- Tailor your application to match the role requirements
- Double-check all information before submitting
- Submit your application as soon as possible to increase your chances
More Jobs at Celestica Gbs Malaysia Sdn. Bhd.
Other roles currently open at Celestica Gbs Malaysia Sdn. Bhd..
Buyer (Noon Shift)
IT SpectrumPro Analyst
Lead Engineer, CPLD/FPGA Engineer (HW…
Engineer, Test Manufacturing
Similar Roles
Browse open vacancies for related job titles across Malaysia.
Career Resources
Salary benchmarks, application advice and employment rights for this field.
